

A

A

B



B

C

C

D

D



- MH1
M2 NPTH 2.4mm drill with 4.5 mm clearance both sides
- MH2
M2 NPTH 2.4mm drill with 4.5 mm clearance both sides
- MH3
M2 NPTH 2.4mm drill with 4.5 mm clearance both sides
- MH4
M2 NPTH 2.4mm drill with 4.5 mm clearance both sides

Top Side Fiducials


- FID1
FID_1mm_3mm
- FID2
FID_1mm_3mm
- FID3
FID_1mm_3mm

Bottom Side Fiducials

- FID4
FID_1mm_3mm
- FID5
FID_1mm_3mm
- FID6
FID_1mm_3mm


	554 E 15th Ave. Vancouver, BC V5T 2R5	DESIGNED BY		DWG TYPE	PCB SCHEMATIC
		DRAWN BY		PCB SCH.	Connector.SchDoc
		APPROVED BY	Approved Name	PROJECT	
		DATE		PCB #	SOM001

AUDIO_CLK1 and AUDIO_CLK2 Require pull resistor on the Carrier when not in use!!!




DEBUGEN to be connected to a switch on the Carrier to enable DEBUG mode
Default: Normal Operation

Debug Connections



Boot Pins
Default Setup should be: 001 (1.8V eMMC)




Pins directly connected to GND:


- MD_OSC0
 - MD_OSC1
 - BSCANP
 - EXCLK
 - MDCLKS
- Renesas suggests connecting OSC0 and 1 pins to GND
Background scan disabled
Crystal oscillator on CPU used
SSCG for PLL3 off

Boot Options (set on the Carrier):

	MD_BOOT2	MD_BOOT1
1.8V eMMC	0	0
1.8V QSPI FLASH	0	1
SCIF0	1	0



JTAG_TRST is not used for debugging and needs to be pulled up




554 E 15th Ave.
Vancouver, BC
V5T 2R5

DESIGNED BY
DRAWN BY
APPROVED BY Approved Name
DATE 2022-12-23



PCB SCH.
PROJECT
PCB # SOM001

DWG TYPE PCB SCHEMATIC
Control.SchDoc
REV B
SHT * OF *





A

A



B

B




C








C


D

D







	554 E 15th Ave. Vancouver, BC V5T 2R5	DESIGNED BY		DWG TYPE	PCB SCHEMATIC
		DRAWN BY		PCB SCH.	DDR4_Memory.SchDoc
		APPROVED BY	Approved Name	PROJECT	
		DATE		PCB #	SOM001





SCIF0 is the Default Console interface; can be used to boot CPU









PMIC I2C Addresses:
Main: 0x12
RTC: 0x6F

Renesas Design Note recommended to Separate Analog and Digital GND planes and connect them at one spot
GND and GND separation is most likely NOT required, but it was kept to avoid risks if there are unknown internal issues with PMIC
Analog ground used to decouple VIO and VRTC pins only
Analog ground connected to capacitor ground points of the crystal oscillator and forms shield around crystal
Nettie connecting AGND and GND

CPU WDT output to PMIC MPIO5 pin connection.
CPU pin should NOT be pulled to 5V: DO NOT populate both R40 and R38
WDTOVF_PERROUT is listed as High during reset so pull up most likely not required

	554 E 15th Ave. Vancouver, BC V5T 2R5	DESIGNED BY		DWG TYPE	PCB SCHEMATIC
		DRAWN BY		PCB SCH.	PMIC.SchDoc
		APPROVED BY	Approved Name	PROJECT	
		DATE	PCB #	SOM001	REV B





Revision	Changes Since Last Revision
A	New Release
B	Added LDO1 and LDO2 circuits to PMIC Changed revision setup on U5 to 000 0010

A

A

B


B




C

C

D



D

 mistywest	554 E 15th Ave. Vancouver, BC V5T 2R5	DESIGNED BY		DWG TYPE	PCB SCHEMATIC		
		DRAWN BY		PCB SCH.	Revisions.SchDoc		
		APPROVED BY	Approved Name	PROJECT			
		DATE		PCB #	SOM001	REV	B



Verify if this is necessary!!!

Based on feedback from Renesas the following pins are grounded on both ETH0 and ETH1:
 TX_COL
 TX_CRS
 RX_ERR
 LINKSTA



554 E 15th Ave.
 Vancouver, BC
 V5T 2R5

DESIGNED BY		DWG TYPE	PCB SCHEMATIC
DRAWN BY		PCB SCH.	USB_Ethernet.SchDoc
APPROVED BY	Approved Name	PROJECT	
DATE		PCB #	SOM001
		REV	B
		SHT	* OF *